Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 5

MHT CET 2026 (15 May, Shift 2) · Logic Gates

Logic Gates question from MHT CET 2026 (15 May, Shift 2)

Q5MHT CET 2026 · 15 MAY · SHIFT 2Easy

Logic Gates

An AND gate is followed by a NOT gate in series. With two input $A$ and $B$ , the Boolean expression for the output $Y$ will be

Show answer and solution

Answer: (b)

AND output is $A \cdot B$ .
NOT inverts it: $Y = \overline{A \cdot B}$ (NAND).
So the answer is (b) $\overline{A \cdot B}$ .

Report a mistake

More questions on Logic Gates

In which of the logic gate the following statement is true? "The output is high when…MHT CET 2026 (16 Apr, Shift 2)
In the case of NAND gate, if A and B are inputs and Y is the output thenMHT CET 2026 (11 Apr, Shift 2)
In Boolean expression A + B = Y implies thatMHT CET 2026 (20 Apr, Shift 2)
To get output zero for the following circuit, the correct choice for the input is a. A =…MHT CET 2026 (20 May, Shift 1)
For the logic circuit given below, for a) input A = 0 and input B = 1, and b) input A = 1…MHT CET 2026 (19 May, Shift 2)
The output Y, when all the three inputs are first high and then low, will respectively beMHT CET 2026 (14 May, Shift 2)
The output Y of the following digital logic circuit will be '1' (one) for the inputsMHT CET 2026 (20 Apr, Shift 1)
The Boolean expression for the given combination of logic gates isMHT CET 2026 (19 Apr, Shift 2)