Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 43

JEE Main 2025 (7 Apr, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2025 (7 Apr, Shift 2)

Q43JEE Main 2025 · 7 APR · SHIFT 2Medium

Logic Gates

Consider the following logic circuit.

Figure

The output is Y = 0 when:

Show answer and solution

Answer: (c)

  1. AND gate: ABAB. OR gate gets BB and Aˉ\bar{A}: Aˉ+B\bar{A} + B.
  2. Y=AB⋅(Aˉ+B)‾Y = \overline{AB\cdot(\bar{A} + B)} (NAND).
  3. Y=0Y = 0 only when both NAND inputs are 1: AB=1⇒A=B=1AB = 1 \Rightarrow A = B = 1, and then Aˉ+B=1\bar{A} + B = 1 too.
  4. So the answer is (c) A=1A = 1 and B=1B = 1.
Report a mistake

More questions on Logic Gates