Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 134

JEE Main 2021 (26 Feb, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2021 (26 Feb, Shift 2)

Q134JEE Main 2021 · 26 FEB · SHIFT 2Medium

Logic Gates

Draw the output signal Y in the given combination of gates.

Figure

Show answer and solution

Answer: (a)

  1. NAND with joined inputs gives Aˉ\bar{A}; OR gives Aˉ+B\bar{A} + B; NOT gives Y=Aˉ+B‾=ABˉY = \overline{\bar{A} + B} = A\bar{B}.
  2. So Y=1Y = 1 only when A=1A = 1 and B=0B = 0.
  3. 0–1 s: A=1,B=0⇒Y=1A=1, B=0 \Rightarrow Y=1; 1–2 s: B=1⇒Y=0B=1 \Rightarrow Y=0; 2–3 s: A=0⇒Y=0A=0 \Rightarrow Y=0; 3–4 s: B=1⇒Y=0B=1 \Rightarrow Y=0; 4–5 s: A=1,B=0⇒Y=1A=1, B=0 \Rightarrow Y=1.
  4. So the answer is (a): high for 0–1 s and 4–5 s.
Report a mistake

More questions on Logic Gates