Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 107

MHT CET 2022 (11 Aug, Shift 2) · Logic Gates

Logic Gates question from MHT CET 2022 (11 Aug, Shift 2)

Q107MHT CET 2022 · 11 AUG · SHIFT 2Easy

Logic Gates

For a NAND gate, the inputs and outputs are given below.

Figure

The values taken by C, D, E, F are respectively

Show answer and solution

Answer: (b)

  1. NAND: Y=A⋅B‾Y = \overline{A \cdot B}, which is 0 only when both inputs are 1.
  2. CC: (0,1)→1(0,1) \to 1; DD: (0,0)→1(0,0) \to 1; EE: (1,0)→1(1,0) \to 1; FF: (1,1)→0(1,1) \to 0.
  3. So the answer is (b) 1, 1, 1, 0.
Report a mistake

More questions on Logic Gates