Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 105

JEE Main 2023 (8 Apr, Shift 1) · Logic Gates

Logic Gates question from JEE Main 2023 (8 Apr, Shift 1)

Q105JEE Main 2023 · 8 APR · SHIFT 1Medium

Logic Gates

For the logic circuit shown, the output waveform at Y\mathrm{Y} is:

Figure

Show answer and solution

Answer: (b)

  1. NAND with joined inputs is NOT, so the last NAND gives Y=Aˉ Bˉ‾=A+BY = \overline{\bar{A}\,\bar{B}} = A + B (OR).
  2. 0–1: A=0,B=0⇒Y=0A=0, B=0 \Rightarrow Y=0; 1–2: B=1⇒Y=1B=1 \Rightarrow Y=1; 2–4: A=1⇒Y=1A=1 \Rightarrow Y=1.
  3. So YY is low up to t=1t=1 and high after that: the answer is (b).
Report a mistake

More questions on Logic Gates