Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 41

MHT CET 2025 (21 Apr, Shift 2) · Logic Gates

Logic Gates question from MHT CET 2025 (21 Apr, Shift 2)

Q41MHT CET 2025 · 21 APR · SHIFT 2Medium

Logic Gates

In the following combination of logic gates, the output YY can be written in the terms of inputs AA and B as

Figure

Show answer and solution

Answer: (c)

  1. Upper branch: AND of A,BA, B then NOT gives A⋅B‾\overline{A \cdot B}.
  2. Lower branch: A is inverted and ANDed with B, giving Aˉ⋅B\bar{A} \cdot B.
  3. OR gate: Y=(A⋅B‾)+(Aˉ⋅B)Y = (\overline{A \cdot B}) + (\bar{A} \cdot B).
  4. So the answer is (c).
Report a mistake

More questions on Logic Gates