Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 13

MHT CET 2026 (19 Apr, Shift 2) · Logic Gates

Logic Gates question from MHT CET 2026 (19 Apr, Shift 2)

Q13MHT CET 2026 · 19 APR · SHIFT 2Medium

Logic Gates

The Boolean expression for the given combination of logic gates is

Show answer and solution

Answer: (d)

AND gate gives $A \cdot B$ ; NOT gate gives $\bar{C}$ .
The OR gate adds them: $Y = (A \cdot B) + \bar{C}$ .
So the answer is (d) $Y = (A \cdot B) + \bar{C}$ .

Report a mistake

More questions on Logic Gates

The output Y of the given logic circuit isMHT CET 2026 (18 Apr, Shift 2)
In the following digital circuit, the output 'Y' will be '1' (one) for inputs 'A' and 'B'…MHT CET 2026 (17 Apr, Shift 2)
To get the truth table shown from the following logic circuit, the gate G should beMHT CET 2026 (17 Apr, Shift 1)
The output Y for the given inputs A and B to the circuit is:JEE Main 2026 (8 Apr, Shift 2)
Refer to the logic circuit given below. For two inputs ( A = 1, B = 1) and ( A = 0, B =…JEE Main 2026 (6 Apr, Shift 2)
For the given logic circuit, which of the following inputs combination will make both…JEE Main 2026 (5 Apr, Shift 1)
For the given logic gate circuit, which of the following is the correct truth table?JEE Main 2026 (23 Jan, Shift 2)
The correct truth table for the given input data of the following logic gate is:JEE Main 2026 (22 Jan, Shift 2)