Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 173

JEE Main 2010 (AIEEE) · Logic Gates

Logic Gates question from JEE Main 2010 (AIEEE)

Q173JEE Main 2010 · AIEEEMedium

Logic Gates

The combination of gates shown below yields

Show answer and solution

Answer: (a)

NAND gates with joined inputs act as NOT, giving $\bar{A}$ and $\bar{B}$ .
Final NAND: $X = \overline{\bar{A}\,\bar{B}} = A + B$ .
So the answer is (a) OR gate.

Report a mistake

More questions on Logic Gates

The symbolic representation of four logic gates are given below The logic symbols for OR…NEET 2009 (AIPMT)
The logic circuit shown below has the input waveforms 'A' and 'B' as shown. Pick out the…JEE Main 2009 (AIEEE)
In the circuit below, A and B represent two inputs and C represents the output. The…JEE Main 2008 (AIEEE)
The circuit is equivalent toNEET 2008 (AIPMT)
In the following circuit, the output Y for all possible inputs A and B is expressed by…NEET 2007 (AIPMT)
The following figure shows a logic gate circuit with two inputs A and B and the output C…NEET 2006 (AIPMT)
The output of OR gate is 1NEET 2004 (AIPMT)
Following diagram performs the logic function ofNEET 2003 (AIPMT)