Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 70

JEE Main 2024 (6 Apr, Shift 1) · Logic Gates

Logic Gates question from JEE Main 2024 (6 Apr, Shift 1)

Q70JEE Main 2024 · 6 APR · SHIFT 1Medium

Logic Gates

The correct truth table for the following logic circuit is:

Show answer and solution

Answer: (b)

OR gate inputs: $\bar{A}$ (from the NOT) and $AB$ (from the AND).
$Y = \bar{A} + AB = \bar{A} + B$ .
Rows: $00 \to 1$ , $01 \to 1$ , $10 \to 0$ , $11 \to 1$ .
So the answer is (b).

Report a mistake

More questions on Logic Gates

The output (Y) of logic circuit given below is 0 only when:JEE Main 2024 (5 Apr, Shift 2)
Following gates section is connected in a complete suitable circuit. For which of the…JEE Main 2024 (5 Apr, Shift 1)
The output of the given circuit diagram is -JEE Main 2024 (31 Jan, Shift 2)
The truth table for this given circuit is:JEE Main 2024 (29 Jan, Shift 2)
The truth table of the given circuit diagram is:JEE Main 2024 (27 Jan, Shift 2)
Following combination of gates is equivalent toMHT CET 2024 (11 May, Shift 1)
The logic gate represented by following logic circuit isMHT CET 2024 (10 May, Shift 2)
The resultant gate and its Boolean expression in the given circuit isMHT CET 2024 (9 May, Shift 2)