Physics Circle home Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 21

JEE Main 2026 (22 Jan, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2026 (22 Jan, Shift 2)

Q21JEE Main 2026 · 22 JAN · SHIFT 2Medium

Logic Gates

The correct truth table for the given input data of the following logic gate is:

Figure

Figure

Show answer and solution

Answer: (a)

  1. AND then NOT gives AB‾\overline{AB}; OR gives C+DC + D.
  2. Final AND then NOT: Y=AB‾⋅(C+D)‾=AB+C+D‾Y = \overline{\overline{AB}\cdot(C+D)} = AB + \overline{C+D}.
  3. Rows: 11011101: AB=1⇒Y=1AB = 1 \Rightarrow Y = 1; 00110011: AB=0, C+D=1⇒Y=0AB = 0,\ C+D = 1 \Rightarrow Y = 0.
  4. 10101010: AB=0, C+D=1⇒Y=0AB = 0,\ C+D = 1 \Rightarrow Y = 0; 11111111: AB=1⇒Y=1AB = 1 \Rightarrow Y = 1.
  5. Output column 1,0,0,11, 0, 0, 1. So the answer is (a).
Report a mistake

More questions on Logic Gates