Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 87

JEE Main 2023 (13 Apr, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2023 (13 Apr, Shift 2)

Q87JEE Main 2023 · 13 APR · SHIFT 2Medium

Logic Gates

The output from NAND gate having inputs A and B given below will be,

Show answer and solution

Answer: (b)

NAND output is 0 only when $A = 1$ and $B = 1$ ; otherwise 1.
Intervals ( $A$ , $B$ ): $(1,1), (0,0), (0,1), (1,0), (1,1), (0,0), (0,1)$ .
Output: $0, 1, 1, 1, 0, 1, 1$ .
Waveform: LOW, then HIGH for three intervals, LOW for one, then HIGH.
So the answer is (b).

Report a mistake

More questions on Logic Gates

The output of following combination is same as that ofMHT CET 2023 (14 May, Shift 2)
The Boolean expression for the following combination isMHT CET 2023 (13 May, Shift 2)
In the following digital logic circuit, the output Y will be '1' for inputsMHT CET 2023 (12 May, Shift 2)
In the digital circuit the inputs are as shown in figure. The Boolean expression for…MHT CET 2023 (11 May, Shift 2)
To obtain the truth-table shown, from the following logic circuit, the gate G should beMHT CET 2023 (10 May, Shift 1)
To get the truth table shown, from the following logic circuit, the Gate G should beMHT CET 2023 (9 May, Shift 1)
For the following logic circuit, the truth table is:NEET 2023
For the following circuit and given inputs A and B, choose the correct option for output…JEE Main 2023 (13 Apr, Shift 1)