Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 69

JEE Main 2024 (8 Apr, Shift 1) · Logic Gates

Logic Gates question from JEE Main 2024 (8 Apr, Shift 1)

Q69JEE Main 2024 · 8 APR · SHIFT 1Medium

Logic Gates

The output $\mathrm{Y}$ of following circuit for given inputs is:

Show answer and solution

Answer: (d)

OR gate gets $A$ and $\bar{B}$ : $A + \bar{B}$ .
Lower AND gets $B$ and $\bar{A}$ : $\bar{A}B$ .
$Y = (A + \bar{B})\cdot \bar{A}B = A\bar{A}B + \bar{A}B\bar{B} = 0$ .
So the answer is (d) 0.

Report a mistake

More questions on Logic Gates

The correct truth table for the following logic circuit is:JEE Main 2024 (6 Apr, Shift 1)
The output (Y) of logic circuit given below is 0 only when:JEE Main 2024 (5 Apr, Shift 2)
Following gates section is connected in a complete suitable circuit. For which of the…JEE Main 2024 (5 Apr, Shift 1)
The output of the given circuit diagram is -JEE Main 2024 (31 Jan, Shift 2)
The truth table for this given circuit is:JEE Main 2024 (29 Jan, Shift 2)
The truth table of the given circuit diagram is:JEE Main 2024 (27 Jan, Shift 2)
Following combination of gates is equivalent toMHT CET 2024 (11 May, Shift 1)
The logic gate represented by following logic circuit isMHT CET 2024 (10 May, Shift 2)