Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 71

JEE Main 2024 (5 Apr, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2024 (5 Apr, Shift 2)

Q71JEE Main 2024 · 5 APR · SHIFT 2Medium

Logic Gates

The output (Y) of logic circuit given below is 0 only when:

Show answer and solution

Answer: (a)

Upper OR: $A + B$ . AND gate: $B\cdot 1 = B$ .
Final OR: $Y = (A + B) + B = A + B$ .
$A + B = 0$ only when $A = 0$ and $B = 0$ .
So the answer is (a).

Report a mistake

More questions on Logic Gates

Following gates section is connected in a complete suitable circuit. For which of the…JEE Main 2024 (5 Apr, Shift 1)
The output of the given circuit diagram is -JEE Main 2024 (31 Jan, Shift 2)
The truth table for this given circuit is:JEE Main 2024 (29 Jan, Shift 2)
The truth table of the given circuit diagram is:JEE Main 2024 (27 Jan, Shift 2)
Following combination of gates is equivalent toMHT CET 2024 (11 May, Shift 1)
The logic gate represented by following logic circuit isMHT CET 2024 (10 May, Shift 2)
The resultant gate and its Boolean expression in the given circuit isMHT CET 2024 (9 May, Shift 2)
The logic gate combination circuit shown in the figure performs the logic function ofMHT CET 2024 (2 May, Shift 2)