Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 50

MHT CET 2025 (20 Apr, Shift 2) · Logic Gates

Logic Gates question from MHT CET 2025 (20 Apr, Shift 2)

Q50MHT CET 2025 · 20 APR · SHIFT 2Medium

Logic Gates

The resultant logic gate from the combination of following gates is

Show answer and solution

Answer: (a)

NOT gates give $\bar A$ and $\bar B$ .
NAND: $Y = \overline{\bar A \cdot \bar B} = A + B$ (De Morgan).
So the answer is (a) OR.

Report a mistake

More questions on Logic Gates

The output ( Y) of the given logic implementation is similar to the output of an/a…NEET 2025
For the circuit shown above, equivalent GATE is:JEE Main 2025 (29 Jan, Shift 1)
The Boolean expression Y = ABC + AC can be realised with which of the following gate…JEE Main 2025 (4 Apr, Shift 1)
The output of the circuit is low (zero) for: (A) X = 0, Y = 0 (B) X = 0, Y = 1 (C) X = 1…JEE Main 2025 (24 Jan, Shift 2)
Two different logic gates giving output ' 1 ' for the inputs (1, 0) and then for (0, 1)…MHT CET 2024 (15 May, Shift 1)
The Boolean expression for 'X-OR' gate C = (A B) is equal toMHT CET 2024 (3 May, Shift 2)
When the output of an OR gate is applied as input to a NOT gate, then the combination…NEET 2024
The combination of NAND gates is shown in figure (I) and (II). For the given inputs, the…MHT CET 2024 (3 May, Shift 2)