Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 75

JEE Main 2024 (27 Jan, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2024 (27 Jan, Shift 2)

Q75JEE Main 2024 · 27 JAN · SHIFT 2Medium

Logic Gates

The truth table of the given circuit diagram is:

Show answer and solution

Answer: (a)

Upper AND gets $A$ and $\bar{B}$ ; lower AND gets $\bar{A}$ and $B$ .
$Y = A\bar{B} + \bar{A}B$ , the XOR function.
Rows: $00 \to 0$ , $01 \to 1$ , $10 \to 1$ , $11 \to 0$ .
So the answer is (a).

Report a mistake

More questions on Logic Gates

Following combination of gates is equivalent toMHT CET 2024 (11 May, Shift 1)
The logic gate represented by following logic circuit isMHT CET 2024 (10 May, Shift 2)
The resultant gate and its Boolean expression in the given circuit isMHT CET 2024 (9 May, Shift 2)
The logic gate combination circuit shown in the figure performs the logic function ofMHT CET 2024 (2 May, Shift 2)
The logic circuit in figure is equivalent toMHT CET 2024 (2 May, Shift 1)
The output ( Y) of the given logic gate is similar to the output of an/aNEET 2024
Identify the logic gate given in the circuit:JEE Main 2024 (4 Apr, Shift 2)
Identify the logic operation performed by the given circuit.JEE Main 2024 (31 Jan, Shift 1)