Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 152

JEE Main 2018 (15 Apr, Shift 2) · Logic Gates

Logic Gates question from JEE Main 2018 (15 Apr, Shift 2)

Q152JEE Main 2018 · 15 APR · SHIFT 2Medium

Logic Gates

Truth table for the following digital circuit will be:

Show answer and solution

Answer: (c)

Upper AND: $xy$ . Lower AND gets $\bar{x}$ and $y$ : $\bar{x}y$ .
$z = \overline{xy\cdot \bar{x}y} = \overline{0} = 1$ since $x\bar{x} = 0$ .
Output is 1 for all four rows.
So the answer is (c).

Report a mistake

More questions on Logic Gates

The given electrical network is equivalent toNEET 2017
The truth table given in fig. represents:JEE Main 2016 (9 Apr, Shift 1)
What is the output Y in the following circuit, when all the three inputs A, B, C are…NEET 2016 (Phase 2)
To get output 1 for the following circuit, the correct choice for the input isNEET 2016 (Phase 1)
To get an output of 1 from the circuit shown in figure the input must be:JEE Main 2016 (10 Apr, Shift 1)
If a, b, c, d are inputs to a gate and x is its output, then, as per the following time…JEE Main 2016
Which logic gate is represented by the following combination of logic gates?NEET 2015 (AIPMT, Cancelled Paper)
Identify the gate and match A, B, Y in bracket to check.JEE Main 2014 (9 Apr, Shift 1)