Student Login

Home›Chapters›Semiconductor Electronics PYQs›Logic Gates›Question 3

MHT CET 2026 (18 Apr, Shift 1) · Logic Gates

Logic Gates question from MHT CET 2026 (18 Apr, Shift 1)

Q3MHT CET 2026 · 18 APR · SHIFT 1Easy

Logic Gates

Which of the following logic gates will have an output of '1' (one) for the given inputs?

Show answer and solution

Answer: (b)

(A) NAND with (1, 1): $\overline{1 \cdot 1} = 0$
(B) NAND with (1, 0): $\overline{1 \cdot 0} = 1$
(C) NOR with (0, 1): $\overline{0 + 1} = 0$ ; (D) XOR with (0, 0): $0$
So the answer is (b) B.

Report a mistake

More questions on Logic Gates

If two inputs of a NOR gate are shorted, the resulting gate isMHT CET 2026 (19 May, Shift 1)
An AND gate is followed by a NOT gate in series. With two input A and B, the Boolean…MHT CET 2026 (15 May, Shift 2)
In which of the logic gate the following statement is true? "The output is high when…MHT CET 2026 (16 Apr, Shift 2)
In the case of NAND gate, if A and B are inputs and Y is the output thenMHT CET 2026 (11 Apr, Shift 2)
In Boolean expression A + B = Y implies thatMHT CET 2026 (20 Apr, Shift 2)
To get output zero for the following circuit, the correct choice for the input is a. A =…MHT CET 2026 (20 May, Shift 1)
For the logic circuit given below, for a) input A = 0 and input B = 1, and b) input A = 1…MHT CET 2026 (19 May, Shift 2)
The output Y, when all the three inputs are first high and then low, will respectively beMHT CET 2026 (14 May, Shift 2)